
REVISIONS																				
LTR	DESCRIPTION											DA	DATE (YR-MO-DA) APPROVI				OVED	)		
А	Add new footnote 5/to t <sub>AVQV1</sub> resulting in changes to the footnote sequence in Table IA. Removed erroneous for t <sub>AVET</sub> parameter in Table IA. Changed footnotes 5/through 9/and added new footnote 5/at the end of Table IA.							footnot rough	te from <mark>8</mark> / to b	ı	12-05-01			С	Charles F. Saffle					
В	Vendor corrected Figure 1 for dimensions A1 and c. Update dra to reflect current MIL-PRF-38535 requirements. Remove all references to Class M Ilb										ring	14-07-14			Charles F. Saffle					
REV																				
SHEET																				
REV	В	В	В	В	В	В	В	В	В	В	В									
SHEET	15	16	17	18	19	20	21	22	23	24	25									
	STATU			REV	/		В	В	В	В	В	В	В	В	В	В	В	В	В	В
OF 8	SHEET	5		SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PM	IIC N/A	<b>\</b>		PRE	PARE La	D BY aura H	. Leep	er		DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990										
STANDARD CHECKED BY MICROCIRCUIT Rajesh Pithadia DRAWING			http://www.landandmaritime.dla.mil																	
THIS DRAWING IS AVAILABLE FOR USE BY AII DEPARTMENTS		APF	PROVE CI	D BY	F. Saf	fle		MICROCIRCUIT, MEMORY, DIGITAL, CMOS, 512K X 32-BIT (16M) WITH EMBEDDED EDAC, LOW VOLTAGE					,							
AND AGEN DEPARTMEN				DRA	AWING		ROVA 3-21	L DAT	E						•	SIL				
AM	ISC N/A			REV	/ISION		EL 3				ZE A		GE CC <b>6726</b>			59	62-	112	237	1
										SHI	SHEET 1 OF 25									

# 1. SCOPE

- 1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device class Q) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.
  - 1.2 PIN. The PIN shall be as shown in the following example:



- 1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
  - 1.2.2 <u>Device types</u>. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function	Access time
01	SMV512K32	512K X 32-bit CMOS SRAM	20 ns

1.2.3 <u>Device class designator</u>. The device class designator shall be a single letter identifying the product assurance level as follows:

Device class

Device requirements documentation

Q and V

Certification and qualification to MIL-PRF-38535

1.2.4 Case outline(s). The case outline(s) shall be as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
Χ	See figure 1	76	Flat pack

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V.

STANDARD
MICROCIRCUIT DRAWING

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-11237
	REVISION LEVEL B	SHEET 2

# 1.3 Absolute maximum ratings. 1/2/

Supply voltage range, (V <sub>DD1</sub> )	-0.3 V dc to +2.0 V dc
Supply voltage range, (V <sub>DD2</sub> )	-0.3 V dc to +3.8 V dc
Voltage range on any pin	-0.3 V dc to +3.8 V dc
Storage temperature range, (T <sub>STG</sub> )	-65°C to +150°C
Power dissipation, (P <sub>D</sub> )	
Junction temperature, (T <sub>J</sub> )	+150°C
Input current, dc (I <sub>I</sub> )	<u>+</u> 5 mA
Thermal resistance, junction-to-case, (θ <sub>IC</sub> ): Case X	

#### 1.4 Recommended operating conditions. 1/

Supply voltage range, (V <sub>DD1</sub> )	+1.7 V dc to +1.9 V dc
Supply voltage range, (V <sub>DD2</sub> )	+3.0 V dc to +3.6 V dc
Supply voltage, (V <sub>SS</sub> )	0 V dc
Operating case temperature range, (T <sub>C</sub> )	
Input voltage, dc	0 V dc to V <sub>DD2</sub>

# 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

# DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <a href="http://quicksearch.dla.mil">http://quicksearch.dla.mil</a> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents are the issues of the documents cited in the solicitation.

### JEDEC INTERNATIONAL (JEDEC)

JESD 78 - IC Latch-Up Test.

(Copies of this document are available online at <a href="http://www.jedec.org/">http://www.jedec.org/</a> or from JEDEC, 3103 North 10<sup>th</sup> Street, Suite 240-S, Arlington, VA 22201).

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents also may be available in or through libraries or other informational services.)

1/ Over operating free-air temperature range (unless otherwise noted).

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237	
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 3	

2.3 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

- 3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 as specified herein, or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V.
  - 3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.4 herein and figure 1.
  - 3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.
  - 3.2.3 Truth table(s). The truth table(s) shall be as specified on figure 3.
  - 3.2.4 Timing waveform(s). The timing waveform(s) shall be as specified on figures 4 through 17.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuits delivered to this drawing.

STANDARD						
MICROCIRCUIT DRAWING						
DLA LAND AND MARITIME						

COLUMBUS, OHIO 43218-3990

SIZE <b>A</b>		5962-11237
	REVISION LEVEL B	SHEET 4

# TABLE IA. <u>Electrical performance characteristics</u>.

Test	Symbol	$-55^{\circ}C \le T_C \le +125^{\circ}C$ subgroups $V_{DD1} = 1.7 \text{ V to } 1.9 \text{ V}$ $V_{DD2} = 3.0 \text{ V to } 3.6 \text{ V}$		Device type	Limits		Unit
		unless otherwise specified			Min	Max	
High-level input voltage	V <sub>IH</sub>		1, 2, 3	All	0.7 x V <sub>DD2</sub>		
Low-level input voltage	$V_{IL}$		1, 2, 3	All		0.3 x V <sub>DD2</sub>	V
High-level output voltage	VoH	$I_{OH} = -4mA$ , $V_{DD2} = V_{DD2}$ (min)	1, 2, 3	All	0.8 x V <sub>DD2</sub>		
Low-level output voltage	V <sub>OL</sub>	$I_{OL} = 4 \text{ mA}, V_{DD2} = V_{DD2} \text{ (min)}$	1,2,3	All		0.2 x V <sub>DD2</sub>	
Input capacitance C <sub>IN</sub> <u>1</u> /	C <sub>IN</sub>	f = 1 MHz at 0 V	4	All		2	pF
Bidirectional I/O capacitance 1/	C <sub>IO</sub>	See 4.4.1e	4	All		2.5	ρι
Input leakage current	I <sub>IN</sub>	$V_{IN} = V_{DD2}$ and $V_{SS}$	1,2,3	All	-500	500	
Three state output leakage current	loz	$V_O = V_{DD2}$ and $V_{SS}$ , $V_{DD2} = V_{DD2}$ (max); $GZ = V_{DD2}$ (max)	1,2,3	All	-500	500	nA
Short-circuit output current 2/3/	I <sub>OS</sub>	$V_{DD2} = V_{DD2} \text{ (max)}, V_O = V_{DD2}$ $V_{DD2} = V_{DD2} \text{ (max)}, V_O = V_{SS}$	1,2,3	All	-46	46	
Supply current operating			1,3			18	-
@ 1 MHz (Write)	I <sub>DD1</sub> (OP1)		2	All		31	
Supply current operating			1,3	All		13	
@ 1 MHz (Read)			2			27	mA
Supply current operating			1, 3			635	
@ 50.0 MHz (Write)			2			460	
Supply current operating	I <sub>DD1</sub> (OP2)	Inputs: VIL = Vss + 0.2 V VIH = VDD2 - 0.2 V, IOUT = 0 A,	1, 3	All		365	
@ 50.0 MHz (Read)		$V_{DD1} = V_{DD1} (max), V_{DD2} = V_{DD2} (max)$	2			315	
Supply current operating @ 1 MHz (Write)	. (OP1)		1, 2, 3	All		255	μA
Supply current operating	I <sub>DD2</sub> (OP1)		1, 3	All		5.2	
@ 1 MHz (Read)			2			5.1	
Supply current operating	(OD2)		1, 3	All		5.9	mA
@ 50.0 MHz (Write)	I <sub>DD2</sub> (OP2)		2			1.2	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 5

TABLE IA.	Electrical	performance characteristics - Continued.
IADLL IA.	Liculicai	perioritative characteristics – continued

Test	Symbol	Conditions -55°C $\leq$ T <sub>C</sub> $\leq$ +125°C V <sub>DD1</sub> = 1.7 V to 1.9 V V <sub>DD2</sub> = 3.0 V to 3.6 V	Group A subgroups	Device Limits type		Unit	
		unless otherwise specified			Min	Max	
Supply current operating	. (OP2)		1, 3	All		275	
@ 50.0 MHz (Read)	I <sub>DD2</sub> (OP2)		2			120	mA
	. (SB)		1, 3			0.375	
Supply current standby	I <sub>DD1</sub> <sup>(SB)</sup>		2			17	mA
@ 0 MHz <u>4</u> /	I <sub>DD2</sub> (SB)		1, 3	All		330	
		CMOS inputs, IouT = 0 A E1Z = VDD2 - 0.2 V, E2 = GND,	2			330	μA
	(CD)	VDD1 = VDD1(max), VDD2 = VDD2(max)	1, 3			4.4	
Supply current standby	I <sub>DD1</sub> <sup>(SB)</sup>	1332 1332()	2	All		2.1	mA
A(18:0) @ 50.0 MHz	, (SB)		1, 3			1.6	
	I <sub>DD2</sub> <sup>(SB)</sup>		2			0.8	mA
Functional test		See 4.4.1c	7, 8A, 8B	All			
		AC Characteristics Read Cycle					
Read cycle time	tavav1		9, 10, 11	All	20		
Address to data valid from address change <u>5</u> /	tavqv1	See figure 4	9, 10, 11	All		20	
Output hold time	taxqx		9, 10, 11	All	7.5		
GZ-controlled output enable time	tGLQX1		9, 10, 11	All	3.5		
GZ-controlled output data valid	<b>t</b> GLQV	See figure 6	9, 10, 11	All		8.6	
GZ-controlled output enable tri- state time	tgHQZ1	- Coo nguit o	9, 10, 11	All	3.5	5	
E-controlled output enable time	<b>t</b> etqx		9, 10, 11	All	3.5		
E-controlled access time	<b>t</b> etqv	See figure 5	9, 10, 11	All		20	ns
E-controlled tri-state time	<b>t</b> etqz		9, 10, 11	All	3.5	5	
Address to error flag valid	t <sub>AVMV</sub>		9, 10, 11	All		20	
Address to error flag hold time from address change	t <sub>AXMX</sub>	See figure 4	9, 10, 11	All	7.5		
GZ-controlled error flag valid	tglmv		9, 10, 11	All		8.6	
GZ-controlled error flag enable time	tglmx	See figure 6	9, 10, 11	All	3.5		
E-controlled error enable time	tетмх	See figure 5	9, 10, 11	All	3.5		]

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

# ${\sf TABLE\ IA.\ } \underline{\sf Electrical\ performance\ characteristics} - Continued.$

Test	Symbol	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$ $V_{DD1} = 1.7 \text{ V to } 1.9 \text{ V}$ $V_{DD2} = 3.0 \text{ V to } 3.6 \text{ V}$	Group A subgroups	Device type	Lim	nits	Unit
		unless otherwise specified			Min	Max	
	AC	Characteristics Read Cycle – Contin	nued.	1	ı	ı	
E-controlled error flag time	<b>t</b> ETMV		9, 10, 11	All		20	
GZ-controlled error flag tri-state time <u>6</u> /	tgнмz	See figure 6	9, 10, 11	All	3.5	5	ns
Chip enable change to MBE tristate <u>6</u> /	tefmz	See figure 5	9, 10, 11	All	3.5	5	
	_	AC Characteristics Write Cycle		1		1	1
Write-through cycle time	tavav	See figures 7, 9, 10 and 12	9, 10, 11	All	20		
Write cycle time with GZ always high 7/	tavav2	See figures 8 and 11	9, 10, 11	All	13.8		
Device enable to end of write (WZ-controlled)	tетwн	See figures 7, 8, and 9	9, 10, 11	All	12		
Device enable to end of write (E-controlled) <u>6</u> /	tetwh2	See figures 10 and 12	9, 10, 11	All	11		
Address setup time for write (E-controlled)	tavet	See figures 10, 11, and 12	9, 10, 11	All	1.4		
E-controlled tri-state time	<b>t</b> EFQZ	See figures 7, 9, 10, and 12	9, 10, 11	All	3.5	5	
Address setup time for write (WZ-controlled)	t <sub>AVWL</sub>	See figures 7, 8, and 9	9, 10, 11	All	8.5		
Write pulse width	twLwH		9, 10, 11	All	7.9		
Address hold time for write-through (WZ-controlled) 6/	t <sub>WHAX</sub>	See figures 7 and 9	9, 10, 11	All	8.5		ns
Address hold time for write (WZ-controlled) with GZ always high 7/	t <sub>WHAX1</sub>	See figure 8	9, 10, 11	All	2.3		
Address hold time for device enable (E-controlled)	t <sub>EFAX</sub>	See figures 10, 11, and 12	9, 10, 11	All	0.1		
Device enable pulse width (E-controlled) 6/	tetef	See figures 10, 11, and 12	9, 10, 11	All	19.5		
Device enable pulse width (E-controlled) with GZ always high 7/	tetef1	See figure 11	9, 10, 11	All	12.3		
Data set-up time	tovwh		9, 10, 11	All	8.2		
Data hold time	twhox	See figures 7, 8, 9, 10, and 12	9, 10, 11	All	0.2		1
Write disable time to device disable for write-through	twher	222.33.10.1, 0, 0, 10, 4.14.72	9, 10, 11	All	8.5		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL	SHEET

7

# ${\sf TABLE\ IA.\ } \underline{\sf Electrical\ performance\ characteristics} - Continued.$

Test	Symbol	Conditions $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{DD1} = 1.7 \text{ V to } 1.9 \text{ V}$ $V_{DD2} = 3.0 \text{ V to } 3.6 \text{ V}$	Group A subgroups	Device type	Limits		Unit
		unless otherwise specified			Min	Max	
	AC	Characteristics Write Cycle – Contin	nued.				
Write disable time to device disable with GZ always high 7/	twhef1	See figure 8	9, 10, 11	All	2.3		
Write disable time. Write pulse width high for for write-through.	twhwL	See figures 7 and 9	9, 10, 11	All	12.1		
Write disable time. Write pulse width with GZ always high 7/	twhwL1	See figure 8	9, 10, 11	All	2.6		
WZ-controlled tri-state end time	$t_{WHQX}$	0 5 7 140	9, 10, 11	All	3		
WZ-controlled output data valid	t <sub>WHQV</sub>	See figure 7 and 10	9, 10, 11	All		10	
WZ-controlled tri-state time	t <sub>WLQZ</sub>	See figure 7	9, 10, 11	All	2	3.3	
GZ-controlled output enable time	<b>t</b> GLQX		9, 10, 11	All	1.3		
GZ-controlled output data valid	<b>t</b> GLQV	See figure 9 and 12	9, 10, 11	All		8.6	ns
GZ-controlled error flag enable time	<b>t</b> GLMX		9, 10, 11	All	3.5		
GZ-controlled error flag valid	<b>t</b> GLMV		9, 10, 11	All		8.6	
WZ-controlled error flag enable time 6/	t <sub>WHMX</sub>	See figure 7 and 10	9, 10, 11	All	4		-
WZ-controlled error flag valid 6/	$t_{\text{WHMV}}$		9, 10, 11	All		8.5	
Chip enable change to MBE tristate 6/	<b>t</b> EFMZ	See figure 7, 9, 10, and 12	9, 10, 11	All	3.5	5	
WZ-controlled output MBE tri-state time <u>6</u> /	t <sub>WLMZ</sub>	See figure 7	9, 10, 11	All	2	3.3	
	, ,	AC Characteristics for EDAC Function	on	T	Т	ı	
User programmable, BUSYZ low to SCRUBZ low	<b>t</b> BLSL	See figures 13 and 14	9, 10, 11	All		<u>8</u> /	
User programmable, BUSYZ low to BUSYZ low	<b>t</b> BLBL	See figure 14	9, 10, 11	All		<u>9/</u>	
SCRUBZ low to SCRUBZ high	tslsh	See figures 13 and 14	9, 10, 11	All	200	504	ns
SCRUBZ high to SCRUBZ high	tsнsн	occ ligates 15 and 14	9, 10, 11	All	50	120	
Device enable to MBE high	tетмн	0 f 45 40 47	9, 10, 11	All	5.5		
GZ high to MBE high	tgнмн	See figures 15, 16 and 17	9, 10, 11	All	6.5		

See footnotes at end of table.

STANDARD					
MICROCIRCUIT DRAWING					
DI A I AND AND MARITIME					

DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990


SIZE <b>A</b>		5962-11237
	REVISION LEVEL B	SHEET 8

# TABLE IA. <u>Electrical performance characteristics</u> – Continued.

Test	Symbol	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		Lim	nits	Unit	
		unless otherwise specified			Min	Max	
	AC Cha	aracteristics for EDAC Function – Co	ntinued.				
Address valid to MBE high	<b>t</b> avmh		9, 10, 11	All	0.9		
MBE high to MBE low	tмнмL		9, 10, 11	All	12.8		
MBE low to device disable	tmlef	See figures 15, 16 and 17	9, 10, 11	All	0.4		
MBE low to GZ low	tmlgl		9, 10, 11	All	1.8		
MBE low to address change	tmlax		9, 10, 11	All	0.1		
MBE high to data change	t <sub>MHQX</sub>		9, 10, 11	All	4.5		
MBE high to data valid	t <sub>MHQV</sub>	See figures 16 and 17	9, 10, 11	All		8.2	
Memory enable change to output data tri-state	t <sub>EFQZ</sub>		9, 10, 11	All	3.5	5	
Memory enable change to MBE tristate <u>6</u> /	t <sub>EFMZ</sub>	See figure 14	9, 10, 11	All	3.5	5	ns
GZ-controlled error flag enable time	t <sub>GLMX</sub>	See figure 13	9, 10, 11	All	3.5		
E-controlled error flag enable time	t <sub>ETMX</sub>	See figure 14	9, 10, 11	All	3.5		
E1Z low to BUSYZ low	t <sub>INIT_E</sub>	See figure 14	9, 10, 11	All		160	
MBE low to BUSYZ low	t <sub>INIT_MBE</sub>	See figure 13	9, 10, 11	All		160	
SCRUBZ low to MBE valid	t <sub>SLMV</sub>	See figures 13 and 14	9, 10, 11	All		146	
E1Z high to SCRUBZ high	t <sub>E1ZHSH</sub>	Soo figure 14	9, 10, 11	All		20	
E1Z high to BUSYZ high	t <sub>E1ZHBH</sub>	See figure 14	9, 10, 11	All		20	
MBE high to BUSYZ high	t <sub>MHBH</sub>	See figure 15	9, 10, 11	All		20	

- 1/ Measured for initial qualification and after process or design changes that could affect input/output capacitance.
- 2/ Provided as a design limit but not guaranteed or tested.
- 3/ No more than one output may be shorted at a time for a maximum duration of one second.
- $\underline{4}$ /  $V_{IH} = V_{DD2}(max)$ ,  $V_{IL} = 0$  V.
- 5/ At 5 pF load.
- 6/ Parameters ensured by design and/or characterization if not production tested.
- 7/ Write-only operations with GZ fixed high (no write-through).
- 8/ See Table IB for typical timing characteristics for Scrub Rate Variation options.
- 9 See Table IC for typical timing characteristics for BUSYZ Low to SCRUBZ Low Delay variation options.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 9



NOTE: A. All linear dimensions are in millimeters.

B. The leads are gold plated and can be solderdipped.

C. Lid is connected to GND leads.

D. Tie-bar dimensions are for reference only.

Symbol	Dimension (unit : mm)				
Symbol	Min.	Nom.	Max.		
А			2.67		
A1			2.29		
A2	0.05		0.36		
b	0.15		0.25		
b1		0.635			
С	0.10		0.20		
c1		0.9			
D/E			51.31		
D1/E1	45.640	45.720	45.800		
D2	20.262	20.462	20.662		
D3/E3		11.43			
E2	25.062	25.312	25.562		

FIGURE 1. Case outline.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 10

Device type	All	Device type	All
Case outline	Х	Case outline	Х
Terminal number	Terminal symbol	Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38	VSS2 DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7 VSS1 DQ8 DQ9 DQ10 DQ11 DQ12 DQ13 DQ14 DQ15 VDD1 VDD1 VDD1 VDD1 A11 A12 A13 A14 A15 A16 E1Z GZ E2 VDD2 VSS1 SCRUBZ BUSYZ MBE (See note) VDD2 MSS VSS2	39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76	VSS2 DQ31 DQ30 DQ29 DQ28 DQ27 DQ26 DQ25 DQ24 VSS1 DQ23 DQ22 DQ21 DQ20 DQ19 DQ18 DQ17 DQ16 VDD1 VDD1 VDD1 VDD1 A10 A9 A8 A7 A6 WZ A18 VSS1 A17 A5 A4 A3 A2 A1 A0 VSS2 VSS2

Note: A  $1-k\Omega$  resistor must be attached from the MBE pin to ground to insure that MBE cannot float high during time intervals when it is actively driven HIGH by the memory or actively driven by the external memory control.

FIGURE 2. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	11

# SRAM Device Control Operation Truth Table

E1Z	E2	GZ	WZ	MBE	I/O Mode	Mode
Н	Х	Х	Х	Х	DQ(31:0) 3-state	Standby without EDAC scrub enable
L	L	X	X	Х	DQ(31:0) 3-state	Standby with EDAC scrub enable <u>1</u> /
L	Н	L	Н	Х	DQ(31:0) Data out	Word Read
L	Н	Х	L	Х	DQ(31:0) Data in	Word Write
L	Η	Н	Н	L	DQ(31:0) 3-state	3-state
L	Н	Н	Н	Н	DQ(31:0) Data in/out	EDAC function select (see EDAC Function Select Truth Table) <u>2</u> /

### Notes:

- 1/ During SCRUB mode, MBE is 3-state if GZ is high and indicates multiple or single bit error if GZ is low. 2/ Special precautions must be observed to prevent accidental over-writing of the Control Register in the memory after a bit error is detected and the memory drives MBE high.

# Example Control Settings for Resetting MBE

Sequence	E1Z	E2	GZ	WZ	MBE	I/O Mode	Mode
1	L	Н	L	Н	L	DQ(31:0) Data out	Normal read mode with EDAC enabled
2	L	Н	L	Н	Н	DQ(31:0) Data out	MBE driven high when single bit or multiple bit error (depending on user configuration) is detected during read
3	Н	L	L	Н	Н	DQ(31:0) Data out	Memory disabled
4	Н	L	Н	Н	H→L	DQ(31:0) 3-state	Outputs tri-stated and MBE pulled low by load R
5	L	Н	Н	Н	L	DQ(31:0) 3-state	Read at a last known error free address 1/
6	L	Н	L	Н	L	DQ(31:0) Data out	Output enable-controlled read 2/

#### Notes:

- $\underline{1}/$  During this operation MBE drive circuitry in the memory is tri-stated but MBE is held low by the 1-k $\Omega$ resistor to ground.
- 2/ During this operation MBE is actively driven low by the MBE drive circuitry in the memory after a time, t<sub>GMLV</sub>, and the memory is back to the original state corresponding to normal read mode with EDAC enabled.

# FIGURE 3. Truth Tables.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 12

# **EDAC Control Operation Mode Truth Table**

MBE (OUTPUT)	SCRUBZ	BUSYZ	I/O Mode	Mode
Н	Н	L	Read	Data error detected 1/
L	Н	Н	Read	Valid data out <u>1</u> /
Х	Н	Н	Х	Device ready
Х	Н	L	Х	Device ready/early scrub request coming
Х	L	Х	Not accessible	Device busy (scrub in progress)

# Notes:

# EDAC Function Select Truth Table 1/

E1Z	E2	GZ	WZ	MBE	A7	A8	A9	A10	Mode
L	Н	Н	Н	Н	Х	Х	L	L	Write control register
L	Н	Н	Н	Н	Х	Х	Н	L	Read control register
L	Н	Н	Н	Н	Н	Х	X	Н	Address counter read


# Notes:

# FIGURE 3. <u>Truth Tables</u> – Continued.

STANDARD MICROCIRCUIT DRAWING DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-11237
		REVISION LEVEL B	SHEET 13


<sup>1/</sup> MBE is only valid in EDAC operation modes (Read with EDAC enable or scrub). MBE indicates Multiple Bit Error if A[12] bit in the control register is '0'. MBE indicates Single Bit Error if A[12] bit in the control register is '1'.

<sup>1/</sup> All other combinations of A7-A10 are reserved and should be avoided.



Assumptions: E1Z low, E2 high, WZ high, GZ low and SCRUBZ high. Reading uninitialized addresses will cause MBE to be asserted.


FIGURE 4. SRAM Read Cycle 1, Address-Controlled Access.



Assumptions: GZ low, WZ high and SCRUBZ high. Reading uninitialized addresses will cause MBE to be asserted.

FIGURE 5. Read Cycle 2, Chip Enable-Controlled Access.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 14



Assumptions: E1Z low, E2 high, WZ high and SCRUBZ high. Reading uninitialized addresses will cause MBE to be asserted.

FIGURE 6. Read Cycle 3, Output Enable-Controlled Access.






FIGURE 7. SRAM Write Cycle 1, WZ Controlled Access.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	15



Assumptions: SCRUBZ high, GZ high


FIGURE 8. SRAM Write Cycle 1a, WZ-Controlled Write Only Write Only With GZ Fixed High.



Assumptions: SCRUBZ high


FIGURE 9. SRAM Write Cycle 2, WZ Controlled Write Data Write Through Controlled by GZ.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	16



Assumptions: Either E1Z/E2 scenario can occur, SCRUBZ high, GZ low


FIGURE 10. SRAM Write Cycle 3, Enable Controlled Write With Data Write Through Controlled by WZ.



Assumptions: Either E1Z/E2 scenario can occur, SCRUBZ high, GZ High


FIGURE 11. SRAM Write Cycle 3a, Enable Controlled Write Only With GZ Fixed High.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 17



Assumptions: Either E1Z/E2 scenario can occur, SCRUBZ high


FIGURE 12. SRAM Write Cycle 4, Enable Controlled Write with Data Write Through Controlled by GZ.



Assumption: WZ is high

FIGURE 13. Scrub Cycle Controlled MBE.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	18



Assumptions: E2 and GZ are low, WZ is high

FIGURE 14. Scrub Cycle Controlled E1Z.




FIGURE 15. Control Register Write Cycle.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	19




FIGURE 16. Control Register Read Cycle.




FIGURE 17. Address Counter Read.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 20

# TABLE IB. – <u>Scrub Rate Variation</u>.

(Voltage = 1.8 V, Temperature = -55°C to 125°C)

VALUE	MAX (ns)
0000	N/A
0001	N/A
0010	N/A
0011	N/A
0100	1,500
0101	3,100
0110	6,100
0111	12,200
1000	24,200
1001	48,300
1010	96,400
1011	192,500
1100	384,500
1101	770,000
1110	1,500,00
1111	3,200,00

STANDARD MICROCIRCUIT DRAWING			
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990			

SIZE <b>A</b>		5962-11237
	REVISION LEVEL B	SHEET 21

#### TABLE IC. BUSYZ Low to SCRUBZ Low Delay Variation.

(Voltage = 1.8 V, Temperature = -55°C to 125°C)

VALUE	MAX (ns)
0000	80
0001	180
0010	270
0011	370
0100	460
0101	600
0110	650
0111	800
1000	900
1001	1000
1010	1200
1011	1300
1100	1400
1101	1500
1110	1600
1111	1600

#### 4. VERIFICATION

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection.
  - 4.2.1 Additional criteria for device classes Q and V.
    - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
    - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
    - Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 22

TABLE IIA. Electrical test requirements. 1/2/3/4/5/6/7/

Line no.	Test requirements	Subgroups (in accordance with MIL-PRF-38535, table III)	
		Device class Q	Device class V
1	Interim electrical parameters (see 4.2)		1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
2	Static burn-in (method 1015)	Required	Required
3	Same as line 1	•	1*, 7* Δ
4	Dynamic burn-in (method 1015)	Required	Required
5	Same as line 1		1*, 7* Δ
6	Final electrical parameters (see 4.2)	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11	1*, 2, 3, 7*, 8A, 8B, 9, 10, 11
7	Group A test requirements (see 4.4)	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11	1, 2, 3, 4**, 7, 8A, 8B, 9, 10, 11
8	Group C end-point electrical parameters (see 4.4)	1	1Δ
9	Group D end-point electrical parameters (see 4.4)	1, 7	1, 7
10	Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9

- 1/ Blank spaces indicate tests are not applicable.
- 2/ Any or all subgroups may be combined when using high-speed testers.
- 3/ Subgroups 7, 8A, and 8B shall test the functionality of the device.
- 4/ \* indicates PDA applies to subgroup 1 and 7.
- 5/ \*\* see 4.4.1e.
- 6/ \( \Delta \) indicates delta limit (see table IIB) shall be required where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (see line 1).
- 7/ See 4.4.1d.

Table IIB. Delta limits at +25°C.

Parameter 1/	Symbol	Limit	Unit
Supply current standby	(SB)	± 10% of specified value in Table I	
at 0 MHz	I <sub>DD2</sub> ` ′	or 35 µA whichever is greater 2/	μΑ

<sup>1/</sup> The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 23

<sup>2</sup>/ If device is tested at or below 35  $\mu$ A, no deltas are required.

- 4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections, and as specified herein.
  - 4.4.1 Group A inspection.
    - a. Tests shall be as specified in table IIA herein.
    - b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
    - c. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
    - d. O/V (latch-up) tests shall be measured only for initial qualification and after any design or process changes which may affect the performance of the device. For device classes Q and V, the procedures and circuits shall be under the control of the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the preparing activity or acquiring activity upon request. Testing shall be on all pins, on five devices with zero failures. Latch-up test shall be considered destructive. Information contained in JESD78 may be used for reference.
    - e. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for initial qualification and after any process or design changes which may affect input or output capacitance. Capacitance shall be measured between the designated terminal and GND at a frequency of 1 MHz. Sample size is 15 devices with no failures, and all input and output terminals tested.
  - 4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.2.1 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.
- 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
  - a. End-point electrical parameters shall be as specified in table IIA herein.
  - b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25$ °C, after exposure, to the subgroups specified in table IIA herein.
  - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V.
  - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 24

- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.
- 6.3 <u>Record of users</u>. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.
- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.
  - 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
  - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.
  - 6.7 Notes.

# EDAC Control Register Programming 1/2/

ADDR BIT	PARAMETER	VALUE	FUNCTION		
A [3:0]	Scrub rate – Rates are approximate and will vary with temperature and voltage conditions as well as process parameters	0-15	As SCRUB rate changes from 0 – 15, then the interval between SCRUB cycles will change as follows:  0 = N/A 6 = 222 kHz 11 = 7 kHz 1 = N/A 7 = 111 kHz 12 = 3.5 kHz 2 = N/A 8 = 55 kHz 13 = 1.75 kHz 3 = N/A 9 = 28 kHz 14 = 0.875 kHz 4 = 888 kHz 10 = 14 kHz 15 = 0.433 kHz 5 = 444 kHz See Table III		
A [7:4]	BUSYZ to SCRUBZ – Delays are approximate and will vary with temperature and voltage conditions as well as process parameters	0-15	$\begin{array}{cccccccccccccccccccccccccccccccccccc$		
A [8]	EDAC bypass bit	0/1	0: Enable EDAC 1: Disable EDAC including scrub		
A [11]	Scrub enable bit	0/1	0: Enable scrub 1: Disable scrub		
A [12]	SE/DE indication bit	0/1	O: MBE indicates multiple-bit error     1: MBE indicates single-bit error		

#### Notes:

1/ A(10:9) must be '00' during control register programming according to EDAC Function Select Truth Table in Figure 3.

2/ A(18:13) are don't care.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-11237
DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 25

#### STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 14-07-14

Approved sources of supply for SMD 5962-11237 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <a href="http://www.landandmaritime.dla.mil/Programs/Smcr/">http://www.landandmaritime.dla.mil/Programs/Smcr/</a>.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-1123701VXC	01295	SMV512K32HFG

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number 01295 Vendor name and address
Texas Instruments, Inc.
Semiconductor Group
8505 Forest Lane
PO Box 660199
Dallas, TX 75243

Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.